Back To Schedule
Thursday, September 3 • 9:05am - 9:20am
Keynote: NVIDIA’s secure RISC-V processor - Frans Sijstermans & Joe Xie, NVIDIA

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
Security is key to many of NVIDIA’s markets. Example applications are protecting video and gaming IP, keeping private data on shared servers from leaking, and safety of self-driving cars. NVRISCV is at the core of NVIDIA’s security architecture. It is a RISC-V core with closely coupled co-processors that incorporate many security features to protect against a variety of attacks. Some features are architectural and we are proposing those as RISC-V specifications; others are implementation specific. We believe that RISC-V is ideally positioned to standardize around a set of security specs and best practices, helped by transparency and joint development by the community, inherent to its open source nature.

avatar for Frans Sijstermans

Frans Sijstermans

VP of Engineering, NVIDIA
Frans Sijstermans is a VP of hardware engineering managing NVIDIA’s multi-media hardware department. He is responsible for RISC-V, security and cryptography accelerators, a deep learning accelerator, and camera, video, and display processing HW. Frans also serves on the board of... Read More →
avatar for Joe Xie

Joe Xie

Director of ASIC Hardware Engineering, nVidia Semiconductor Technology (Shanghai) co. ltd
Joe is a director in nVidia hardware department. Joe has over 15 years of experience in hardware security CPU architecture and design, he oversees a team of architects, designers and verification engineers working on nVidia RISC-V processor cores and various security IP blocks for... Read More →

Thursday September 3, 2020 9:05am - 9:20am PDT